您的位置 首页 元件

LOGi FPGA 开发板:可在树莓派和Beaglebone上开发FPGA

最近在Kickstarter网站上,Valent F(x)团队正在为LOGi FPGA开发板的生产筹备资金。LOGi 是fpga开发与arm平台的结合。Valent F(x)团队开发了可以支持树莓派

最近在Kickstarter网站上,Valent F(x)团队正在为LOGi FPGA开发板的出产准备资金。

LOGi 是fpga开发与arm渠道的结合。Valent F(x)团队开发了能够支撑树莓派Beaglebone上开发的FPGA开发板,LOGi系列。它让FPGA开发与入门变得简略,一起趋于一致现存硬件接口和开源开发渠道,如树莓派Beaglebone Black这两个盛行的开源开发渠道。

Valent F(x)团队别离针对树莓派Beaglebone Black开发了两个版别的LOGi板,如下图的LOGi-Pi和LOGi-Bone。LOGi-Pi的FPGA板的底部衔接器可与树莓派的GPIO头衔接,LOGi-Bone的FPGA板有两行的衔接器可与Beaglebone Black 2×46引脚头相衔接。不需要JTAG或许冗杂的指令,只需要在树莓派或许Beaglebone Black渠道的终端输入logi_loader.bit,就能够运转LOGi板。

LOGi-Pi for the Raspberry Pi

LOGi-Pi 的根本技术参数:

Xilinx Spartan 6 LX9 FPGA 9,152 Logic Cells, 16 DSP48A1 Slices, 576Kb RAM

Plug-and-Play Interfacing for the Raspberry Pi 4 Layer Optimized Design to Support Maximum Performance of High Bandwidth Applications Length-tuned GPMC, SDRAM, LVDS Signals

3.3V I/O Regulator and 1.2V Core Regulator

256 Mb SDRAM connected to the FPGA

2x LEDs 2x Push Buttons 2x DIP Switches

1x High Bandwidth SATA connector expansion, port Length tuned and impedance routed differential signals for maximum bandwidth (Designed for modular LVDS expansion, Not SATA devices – see FAQ on SATA connector)

2x Digilent Inc. PMOD ports supporting 59+ plug-and-play hardware modules

1x Arduino compatible headers connected to the FPGA pins (3.3V only) Supports over 200+ Arduino Shield Modules

10x Length-tuned LVDS Pairs 32 FPGA I/O available through PMOD and Arduino headers

Connection to the SPI Interface of the Raspberry Pi (3.8 MBps maximum Bandwidth)

Connection to 16 I/O of the Raspberry Pi expansion port (including SPI, UART, I2C and GCLK and GPIO).

Bit-Stream loading interface connected to the host processor, optional bitstream FPGA self-loading from onboard Flash.

LOGi-Bone for the Beaglebone

LOGi-Bone的根本技术参数:

Xilinx Spartan 6 LX9 TQFP-144 FPGA 9,152 Logic Cells, 16 DSP48A1 Slices, 576Kb RAM

Beaglebone Black Optimized 4 Layer Optimized Design to Support Maximum Performance of High Bandwidth Applications Length-tuned GPMC, SDRAM, LVDS Signals 3.3v I/O Regulator and 1.2v Core

Regulator 256 Mb SDRAM connected to the FPGA

2x LEDs 2x Push Buttons 2x DIP Switches

1x High Bandwidth SATA connector expansion port, Length tuned and impedance routed differential signals for maximum bandwidth (Designed for modular LVDS expansion, Not SATA devices – see FAQ on SATA connector)

2x Digilent Inc. PMOD ports supporting 59+ plug-and-play hardware modules

1x Arduino compatible headers connected to the FPGA pins (3.3V only) Supports over 200+ Arduino Shield Modules

Optional GPMC, SPI or I2C port access from the Beaglebone Black

10x Length-tuned LVDS Pairs

Bit-Stream loading interface connected to the host processor, optional bitstream FPGA self-loading from onboard Flash.

声明:本文内容来自网络转载或用户投稿,文章版权归原作者和原出处所有。文中观点,不代表本站立场。若有侵权请联系本站删除(kf@86ic.com)https://www.86ic.net/xinpin/yuanjian/287483.html

为您推荐

联系我们

联系我们

在线咨询: QQ交谈

邮箱: kf@86ic.com

关注微信
微信扫一扫关注我们

微信扫一扫关注我们

返回顶部